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ISM band (Industrial Scientiﬁc and Medical) is the name assigned by the International Telecom-
munications Union to a set of portions of the electromagnetic spectrum reserved for non com-
mercial radio applications for industrial, scientiﬁc and medical ﬁelds. The international ISM
bands are :
 900 MHz band (902-928 MHz)
 2.4 GHz band (2.400-2.4835 GHz)
 5.8 GHz band (5725-5850 GHz)
The current use of the 2.4GHz ISM band is illustrated in the following ﬁgure.
A phase locked loop (PLL) is one of the critical devices in a low power ISM band transceiver. It
is used to generate stable output high frequency signals (in the 2.4GHz ISM band) from a ﬁxed
low frequency signal (the reference signal).
In this work different components of a PLL are analyzed and designed with particular regards to
Phase Frequency Detector, Charge Pump and Loop Filter.
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Introduction to PLL
PLL(Phase Locked Loop) is a feedback system which uses phase, or rather excess phase, to
“lock” the frequency of its output with that of an input reference.
1.1 Basic PLL
PFD/CP
   Kpd
Loop Filter
     Zf(s)
  VCO 
 Kvco/s
Vpd Vcont
Vin
θout θin
Figure 1.1: Basic PLL Schematic
The basic PLL consists of a phase detector (PD), a low pass ﬁlter (LPF) and a voltage con-
trolled oscillator (VCO).
Ideally the phase detector produces an output voltage whose DC value is proportional to the
difference between the phases of its two inputs ' that is
VPD = KPD('IN   'OUT) (1.1)
where KPD is the gain of the phase detector in units of V=rad. The low pass ﬁlter suppresses
high frequency components in the PD output allowing the DC voltage value VCONT to control
the VCO frequency. The output of a ideal VCO oscillates at a frequency dependent on the input
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voltage:
!V CO = !fr + KV COVIN (1.2)
where !fr is the free running frequency i.e. the output frequency when the control voltage is
zero and KV CO is the gain of the VCO in units of rad=s=V . So in this basic PLL the VCO will
oscillate at a frequency equal to the input frequency and with a phase difference equal to '.
To a better understanding about PLL working the initial conditions !IN = !fr and ' =
'IN   'OUT = 0 are supposed, so VCONT = 0V . If unexpectedly the input frequency decreases
initially ' < 0, being VCONT directly proportional to ' it becomes negative and since VCO
output frequency is proportional to the control voltage, its frequency starts decreasing until it
is the same as that of the input signal, keeping in this way the synchronism between input and
output frequency. This condition is the locked state. Clearly the opposite occurs if the input
signal frequency increases.
Hence the phase locked loop stays in lock because of the negative feedback of the loop in which
the phase of the oscillator output is subtracted from the phase of the input signal.
1.1.1 Loop dynamics in locked state
If the input has a constant frequency !IN and a constant excess phase '1 the loop will reach a
steady state condition where the output has a constant: frequency !OUT, excess phase '2, VPD
and VCONT. In this case 'IN = !INt + '1 and 'OUT = !OUTt + '2 . So :
VPD = KPD('IN   'OUT) = KPD = ((!IN   !OUT)t + '1   '2) (1.3)
In steady state
VCONT = VPD = KPD((!IN   !OUT)t + ') (1.4)
Being constant
@VCONT
@t
= 0 = KPD(!IN   !OUT) =) !OUT = !IN (1.5)
Hence VCONT = VPD = KPD' , and knowing that !OUT = !fr + KV COVCONT
' =
!OUT   !fr
KV COKPD
(1.6)Chapter 1. Introduction to PLL 3
Vin
Vout
Vpd
Φo
t
Vcont
Figure 1.2: Wafeforms in a PLL in locked condition
In spite of !IN = !OUT there is a difference between the input and output phase, this phase
difference is sometimes referred to as sustaining the output frequency. This is the particular
nature of the PLL system: it uses phase as the feedback quantity but it is frequency which is
being matched exactly.
1.1.2 Transfer function
The simplest low pass ﬁlter has the transfer function HLPF(s) = 1
1+ s
!LPF
.
Instead for a VCO
'OUT =
Z
!OUTdt =
Z t
0
(!fr + KV COVCONT)dt = !frt + KV CO
Z t
0
VCONTdt (1.7)4 Design of a Phase Locked Loop for a Low Power Transceiver
        1 __________
  1   +    s            ___
          ωlpf
Kvco ____
   s
VCO LPF
Kpd
PD
Φout Φin
Figure 1.3: Linear model of type 1 PLL
Considering only the excess phase
'OUT = KV CO
Z t
0
VCONTdt (1.8)
Therefore in s domain the VCO has the transfer function
HV CO(s) =
'OUT(s)
VCONT(s)
=
KV CO
s
(1.9)
The open transfer function of the whole PLL is
HOPEN(s) = KPDHLPF(s)HV CO(s) =
KPDKV CO
s(1 + s
!LP )
(1.10)
This has a single pole at the origin so this basic PLL is often called PLL type I (1 pole at the
origin).
The closed transfer function is
HCLOSED(s) =
HOPEN(s)
1 + HOPEN(s)
=
KPDKV CO!LPF
s2 + !LPFs + KPDKV CO!LPF
=
!2
n
s2 + 2!ns + !2
n
:
(1.11)
The natural frequency , damping factor and poles as respectively related to the PLL charac-Chapter 1. Introduction to PLL 5
Figure 1.4: Underdamped Response of PLL to a frequency step
teristics as follows:
!n =
p
!LPFKPDKV CO (1.12)
 =
1
2
r
!LPF
KPDKV CO
(1.13)
s1;2 = (  
p
2   1)!n (1.14)
If  > 1 the system is overdamped ,otherwise if  < 1 the poles are complex and the response to
a step change contains a sinusoid with frequency !n
p
1   2 which decays with a time constant
 = (!n) 1.
1.1.3 PLL with integer divider
Using a frequency phase divider by an integer M in the feedback path it is possible change the
output frequency changing the feedback divide ratio !OUT = M!IN in steady state. M is an
integer so the frequency resolution of the PLL is equal to the input frequency.6 Design of a Phase Locked Loop for a Low Power Transceiver
So the new closed loop transfer function is
HCLOSED(s) =
KPDKV CO!LPF
s2 + !LPFs +
KPDKV CO!LPF
M
=
KPDKV CO!LPF
s2 + 2!ns + !2
n
(1.15)
The natural frequency , damping factor becomes:
!n =
r
!LPFKPDKV CO
M
(1.16)
 =
1
2
r
M!LPF
KPDKV CO
(1.17)
Therefore changing the natural frequency and the damping factor also the loop dynamics change
depending on the value of the divide ratio.
1.1.4 Limitations
Some limitations of the type I PLL are:
 To give a good stability the cut off frequency of the low pass ﬁlter is chosen to be 10%  
20% of the input frequency. This causes the settling time constant of the ﬁlter to be rela-
tively high making the switching time from one to another frequency relatively slow;
 The phase offset between the output and the input is frequency dependent. If this phase
offset has to be small then KPDKV CO can be increased, but increasing KPDKV CO gives a
smaller damping factor and may cause instability;
 The frequency acquisition range can be very small: if there is a large frequency step at the
input or if the input is substantially different from the VCO free running frequency then
the loop may fail to lock.
1.2 Type II PLL
Type II PLL is used to overcome some limitations of Type I PLL. It is formed by a phase detector,
a charge pump, a loop ﬁlter and a VCO.
This kind of PLL has desirable features: the input reference and the output oscillator waveforms
are exactly in phase when the system is in lock, even when the input frequency is quite different
from the free running frequency of the oscillator PLL attains lock quickly .Chapter 1. Introduction to PLL 7
The capture range is only limited by the VCO output frequency range and the static phase error
' is zero if mismatches and offsets are negligible.
A
B
Qa
Qb
A
B
Qa
Qb
A
B
Qa
Qb PFD
φa≠φb ωa ≠ωb
Figure 1.5: Conceptual operation of a PFD
1.2.1 Loop dynamics
The phase frequency detector (PFD) is a circuit that can be detect both phase and frequency
difference. It proves extremely useful because it signiﬁcantly increases the acquisition range and
lock speed of PLL. The classical implementation is based on two D type ﬂip ﬂops and an AND
gate. It generates outputs whose mark=phase ratio depends on the difference in frequency and
phase of the two input signals.
If the frequency of the input A is greater than the input B (Fig. 1.5), then the PFD produces
positive pulses at QA while QB remains at zero.Vice versa positive pulses appear at QB while
QA remains at zero. If the two input signals frequencies are the same the circuit generates pulses
at either QA or QB with a width equal to phase difference between the two inputs .
Thus the average value of QA QB is an indication of the frequency of phase difference between
A and B. The output QA and QB are respectively called UP and DOWN.
The charge pump (CP) is used to convert the outputs of the PFD to an analog current that is
converted to a voltage, via the loop ﬁlter, that will be the VCO input.It consists of two switches
S1 and S2 controlled by the outputs of the PFD QA,QB and in the easiest case there is a capacitor
CP , i.e. the loop ﬁlter.
When QA is high S1 is closed and the capacitor is charged with current ICP, causing its
voltage to rise and so the VCO frequency to increase. When QB is high S2 is closed and the8 Design of a Phase Locked Loop for a Low Power Transceiver
Q
Reset
D
Q
Reset
D
Qa
Qb
Reset
A
B
A
B
Qa
Qb
Figure 1.6: Implementation of a PFD and circuit working
S2
S1
Cp
Vcont
Q
Reset
D
Q
Reset
D
Qa
Qb
Reset
Icp
Icp
A
B
A
B
Qa
Qb
Vcont
Figure 1.7: PFD with Charge Pump
capacitor is discharged with current ICP causing its voltage to drop and the VCO frequency
to decrease. Instead when QA and QB are both low, both switches are closed and the voltage
remains constant.
Considering the case which A and B have the same frequency (and so the same period T), but
A leads B and the difference phase is ' then the time between their rising edges is t =
('=2)T. During this time switch S1 is ON and the capacitor is charged with current ICP.
During the interval t the capacitor is charged with current ICP giving a voltage rise rate of
ICP=CP[V=s]. The total voltage rise in this interval is
VC =
ICP
CP
t =
ICP
CP
'
2
T (1.18)
During the remainder of the period of A the switches are turned off and the voltage on the
capacitor keeps constant. Thus on average the voltage rises by VC in the whole period T,Chapter 1. Introduction to PLL 9
approximating the VC as a straight line. Therefore
@VC
@t

VC
T
=
ICP
2CP
' ) VC =
ICP
2CP
Z
' ) VC(s) =
ICP
2CP
1
s
'(s) (1.19)
The closed loop transfer function of this system has two imaginary poles(2 poles at the origin )
TypeIIPLL)canbeunstable. Toavoidstabilityproblemsazeroisaddedtotheopenlooptransfer
function by placing a resistor in series with the charge pump capacitor. An extra smoothing
capacitor is often used to smooth out the rapid voltage steps which would occur from the other
capacitor being charged through a resistor by means of a switch which is opening and closing.
S2
S1
Cp
Vcont
Rp
VCO
Q
Reset
D
Q
Reset
D
Input
Qa
Qb
Reset Vout
Icp
Icp
Figure 1.8: Addition of zero to chrge-pump PLL
1.2.2 Transfer function
If it is not considered the smoothing capacitor the transfer functions are:
HOPEN(s) =
'OUT(s)
'IN(s)
=
ICPKV CO
2s
(RP +
1
sCP
) (1.20)
HCLOSED(s) =
HOPEN(s)
1 + HOPEN(s)
=
ICPKV CO
2s (1 + sRPCP)
s2 +
ICPKV CO
2 RPs +
IPKV CO
2CP
=
ICPKV CO
2s (1 + sRPCP)
s2 + 2!ns + !2
n
(1.21)10 Design of a Phase Locked Loop for a Low Power Transceiver
So the natural frequency and the damping factor are :
!n =
r
ICPKV CO
2CP
(1.22)
 =
RP
2
r
ICPCPKV CO
2
(1.23)
1.2.3 PLL with integer divider
Using a feedback divider, with a divide ratio M, the closed loop transfer function is:
HCLOSED(s) =
ICPKV CO
2CP (1 + sRPCP)
s2 +
ICPKV CO
2M RPs +
ICPKV CO
2CPM
=
ICPKV CO
2CP (1 + sRPCP)
s2 + 2!ns + !2
n
(1.24)
Then the natural frequency and the damping factor are:
!n =
r
ICPKV CO
2CPM
(1.25)
 =
RP
2
r
ICPCPKV CO
2M
(1.26)
Placing a divider M in the feedback loop decreases the natural frequency and the damping factor.
To maintain the same stability as a PLL without a divider the other loop parameter such as KV CO
or ICP have to be increased.
With or without divider if RP is zero also the damping factor is zero, that is the system will not
converge to a steady state solution on response to a step unit.Chapter 2
Phase Frequency Detector (PFD)
Different PFD topologies are discussed in this chapter. PFD non ideality effects are treated in
the ﬁrst part of chapter ﬁve, whereas the PFD operational principle is explained in the former
chapter. To make a phase frequency detector there are different solutions. Three different PFD
implementations are here depicted: the ﬁrst two ones are based on the typical scheme with two
ﬂip ﬂop D (DFF), the third is based on SR latches and monostables. All these circuits were
experimentally tested.
2.1 PFD made with DFF
These circuits are based on the circuit illustrated in Fig. 1.6. To a better understanding of the
pulse timing it is supposed the inputs A and B are the same frequency but A leads B. The ﬁgure
2.1 shows at points
 1      2            3       4   5      6    7
td td td ta ta
td=propagation delay 
     through FFD
ta= propagation delay
      through AND gate
Figure 2.1: Show Pulse Timing
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1. Input A goes high.
2. Signal A propagates through the DFF and the output QA goes high.
3. Input B goes high.
4. Signal B propagates through the DFF and the output QB goes high.
5. As QA is already high QB propagates through the ADN gate causing its output , the reset
, to go high.
6. The reset signal propagates through both DFFs and their output go low.
7. QA and QB propagate through the AND gate so its output , the reset , goes low.
The DFF may employ different logics. Basically CMOS static logic and in dynamic logic are
the two main categories. The second one can be implemented using different architectures like
the TSPC(True Single Phase Clocked). TSPC is the only dynamic implementation considered in
this work.
 In the CMOS static logic there is always a low impedance path between the output and
either the supply voltage or the ground. Ideally there is no power static consumption, but
direct path consumption due to the current that can ﬂow across the pull up and pull down
networks during the commutations and dynamic consumption due to charge and discharge
of parasitic and load capacitances are present. The main limit of this logic is the high
number of gates necessary. This logic has very low noise margins.
 In the dynamic logic there is not always a mechanism driving the output high or low. The
output information is temporally stored as charge in the output capacitance, thus yields the
circuit very sensible to the disturbs (e.g. capacitive couplings). It needs less transistors
to implement the same logic function respect the static logic. Then the whole circuit is
more compact and faster than one implemented in static logic since there are a less output
capacitance, so the inputs has to charge and discharge smaller gate capacitances. This logic
increases the number of transistors that are switching at any given time, increasing so the
power static consumption over static CMOS.
In CMOS static logic the DFFs is a simple circuit such as that in Fig. 2.2 . It is made with
two cross-coupled SR latches, both respond to the rising edges of CK and Reset respectively.Chapter 2. Phase Frequency Detector (PFD) 13
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Observing the Figure 2.3 due to the high gate numbers the propagation time is considerable.
This circuit can not work at high frequencies but, as said before, for lower frequencies it has
good performances because of the low power absorbed and the robustness.
As illustrated in Figure 2.4 a DFF, in TSPC logic, is made using six transistors. It has only
the denied (complementary) output. When D, i.e. the input, and the reset are low, A is charged
to Vdd by m1 and m2. The output qb is ﬂoating and it keeps is logic value. At the positive edge
of D input, qb is connected to ground by m3 and m4. Till reset maintains the low logic, value A
does not change and therefore also qb does not change. When reset goes high A is connected to
ground through m2, m3 turns OFF, m2 turns ON and so qb goes high.
2.2 PFD with SR latches
All the blocks in this circuit are implemented using CMOS static complementary logic. In this
phase frequency detector each DFF is substituted with a monostable and a SR latch. The feed-
back path is made with a NAND gate which inputs are the output of the latches SR, every one
formed by two cross coupled NANDs. The monostable circuit generates a narrow pulse (high-
low-high) when there is a positive edge at its. It is made as shown in Fig. 2.5 by a NAND gate
and a chain with an odd number of inverter gates. When the input signal is constant the inputs of
the NAND gate are opposites each other so its output is high. When at the input there is a tran-
sition low-high, for a brief period, depending on the delay produced by the inverter chain, both
NAND inputs are high so the NAND output goes low. The outputs of the NAND gates are the
SR latches set signals, instead of the reset signals of the two latches are controlled by a cascade
of a NAND and two inverter gates. The reset consists on a pulse. It is always high except when
both latches output goes high, in this case the NAND output goes low.
The number of the inverter gates into the monostable chain has to be a trade off between the
output pulse width and the power consumption. Indeed if the number of the inverters is low the
output pulse can not reach the low state, compromising so the work of the downstream circuit.
Whereas if the number of inverter gates is to high the power consumption increases especially
due to parasitic and load capacitances charging and discharging. On the other hand increasing
the number of the inverters into the chain, the robustness of the circuit to rising and falling edges
increases. Also the width of the output monostable pulse is bigger increasing the number of
inverter gates.Chapter 2. Phase Frequency Detector (PFD) 15
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Figure 2.5: PFD with latch SR
For different inputs and number of inverter gates in the chain of the upper monostable in Fig
2.5 ﬁgure 2.6 shows the various working. In Fig. 2.6(a) the input has a rapid rise edge and the
chain has a small number of inverter gates. In ﬁg. 2.6(b) the input has a rapid rise edge and the
chain has an adequate number of inverter gates. In ﬁg. 2.6(c) the input has a slow rise edge and
the chain has a small number of inverter gates. In ﬁg. 2.6(d) the input has a slow rise edge and
the chain has an adequate number of inverter gates.16 Design of a Phase Locked Loop for a Low Power Transceiver
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Figure 2.6: Monostable workingChapter 3
Charge Pump CP
Different CP topologies are discussed in this chapter. CP non ideality effects are treated in the
ﬁrstpartofchapterﬁve, whereas thePFDoperationalprincipleisexplainedintheformerchapter.
Other issues that affect charge pump not discussed in the ﬁve chapter are current consumption
and switching speed. They will be considered together the various CMOS architectures in the
following sections.
3.1 Single Ended CP
Single ended charge pumps are widely used because of they do not need further loop ﬁlters
and they have lower power consumption than other architectures. Three classical topologies are
drawn in Figures 3.1.
Figure 3.1(a) illustrates the charge pump with the switch at the drain of the current mirror MOS.
The pull down network is considered. When the switch controlled by DOWN signals is turned
OFF, the charge stored inside drain of M1 is completely discharged and the drain voltage de-
creases to zero. After the same switch is turned ON, M1 is not in saturation region but in the
triode region until the voltage at the drain of MI is higher than the minimum saturation voltage,
Meanwhile the voltage at the drain of M1 increases from the low state to the loop ﬁlter voltage
held by PLL. During this period, high current peaks are generated. In the pull up network the
same situation occurs and the matching of this peak current is difﬁcult since the amount of the
peak current varies with the output voltage. So this circuit is typiﬁed by extra currents during the
turning OFF and ON of the two switches.
Figure 3.1(b) shows the charge pump where the gate is switched instead of the drain. With this
conﬁguration the current mirrors are every moment in saturation region. Considering the pull
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Figure 3.1: Single Ended CP : switch in drain (a), switch in gate (b), switch in source (c)
down network when the switch is turned ON the gate voltage of M1 goes to low state switching
OFF M1. The completely discharging of the drain capacitance is so avoided and therefore when
the transistor is returned ON it is already in saturation region, reducing so the current peaks.
If Vgs > Vtn M3 is in saturation. The switch transistor dimensions has to be bigger than M3
ones so that the current ﬂows through the switch turning off M1 and M3. So the outputs of the
phase detector have to charge and discharge capacitance no too small, decreasing the speed of
the whole PLL.
In the third conﬁguration the switch are placed in series with the source of the current mirror
MOS as shown in Fig. 3.1(c). M1 and M2 are always are saturation. Different from the gate
switching (Fig. 3.1(b)), low bias current can be used with high output current since it is not
required transistor with large dimensions like in the previous conﬁguration. This topology has a
faster switching time than the gate switching because of the switch is connected to single tran-
sistor with lower parasitic capacitance.
In Figure 3.2 are depicted other conﬁgurations with some variations to improve the perfor-
mance. In all these conﬁgurations there are also the complementary signals, so even if the output
charge pump is ﬂoated the currents can ﬂow using different paths. Therefore the transistors are
always in saturation reducing the charge sharing and increasing the CP speed.
Figure 3.2(a) shows the charge pump with an active ampliﬁer. This solution compensates the
charge sharing problem seen in the circuit of the Fig. 3.1(a). With a unity gain ampliﬁer, the
voltage of the drain of the transistor driven by UP and the voltage of the drain of the transistor
driven by DWB are set to the same voltage, i.e. the output voltage when the switch is OFF,Chapter 3. Charge Pump CP 19
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Figure 3.2: Variations of single-ended charge pumps : (a) with active ampliﬁer, (b) with current
steering switch, (c) with nMOS only
reducing so the charge sharing effect when the switch is turned ON.
The circuit in Fig. 3.2(b) has performance similar to the circuit in Fig. 3.1(b) but the switching
time is improved by using the current switch. This structure provides high speed single ended
CP.
In Fig. 3.2(c), the mismatch of PMOS and NMOS is avoided using only NMOS switches. Since
the current does not ﬂow in the current mirror, M5 and M6, when UP switch is turned OFF,
the current mirrors can limit the performance unless large current is used. All the circuit just
described are based on simple current mirrors made with only two transistors.
Figure 3.3 shows an improved schematic of Fig. 3.1(c). M4 - M13 are transistors of the
current mirrors which are cascoded to increase the output impedance so that the current variation
is less sensitive to the output voltage. In the other hand current mirror cascode reduces the values
oftheoutputchargepumpvoltage, anditisdifﬁcultuseditincircuitwithlimitedvoltagesources.
In the fourth paragraph of the paper [6] there is a comparison between the performances of
the different CP types. Here there is a brief summary of this paragraph.
 CP in Figures 3.1 , 3.2(a),3.3 have low power consumption , moderate speed and moderate
clock skew .
 CP in Figure 3.2(b) has static current consumption high speed and moderate clock skew.
 CP in Figure 3.2(c) has medium power consumption , moderate speed and low clock skew.20 Design of a Phase Locked Loop for a Low Power Transceiver
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3.1.1 Design of Current Mirrors
In this brief paragraph it is explained how designing the current mirrors (Fig. 3.4) for the circuit
in Fig. 3.2(c). The two currents ICP of this circuit are the outputs current of two current mirrors.
Circuit in Fig. 3.4 is linked to Fig. 3.2(c) in this way : M1 source and M2 source are connected
to Mn2 drain, while M3 source and M4 source are connected to Mn3 drain. The gate terminals
of Mn1 is connected to its respective drain. This last transistor is always in saturation. Hence
watching the circuit topology in Figure 3.4 is is easy to write VDSn1 = VGSn1 = VGSn2 and
VDSn1 = VGSn1 = VGn3. Assuming the absence of the channel length modulation , one ﬁnds:
Iin = IDn1 =
n1Cox1Wn1
2Ln1
(VGSn1   Vtn1)
2 = IDn2 =
n2Cox2Wn2
2Ln2
(VGSn2   Vtn2)
2 = ICP2
(3.1)
Iin = IDn1 =
n1Cox1Wn1
2Ln1
(VGSn1   Vtn1)
2 = IDn3 =
n3Cox3Wn3
2Ln3
(VGSn3   Vtn3)
2 = ICP3
(3.2)
Since transistors n type are identical
ICP2
Iin
=
Wn2=Ln2
Wn1=Ln1
(3.3)
ICP3
Iin
=
Wn3=Ln3
Wn1=Ln1
(3.4)
The small signal output resistances are :
routn2 = 1=ICP2 /
Ln2
Wn2
(3.5)
routn3 = 1=ICP3 /
Ln3
Wn3
(3.6)
So to increase the poor output resistance of the current mirrors is necessary increase the
length of the current mirrors transistors.Chapter 4
Loop Filter
Basing also on the exposition of the ﬁrst chapter it is a plain fact that the minimum loop ﬁlter
conﬁguration in practice includes the additional capacitor (smoothing capacitor) in parallel to the
RC section. So the transfer function of the loop ﬁlter impedance is
Zf(s) =
1
s(C1 + C2)
1 + sR1C1
1 + sR1(
C1C2
C1+C2)
=
k
s
1 + s2
1 + s3
=
k
s
1 + s2
1 + s2=b
(4.1)
Where 2 is the time constant of the stabilizing zero, 3 is the time constant of the pole which
is used to attenuate the reference frequency and its harmonics and b = 2=3 = 1 + C1=C2 .
In practice PLL is never a second order system, therefore it is not possible use the theory based
on the natural frequency and damping factor concepts typical in a second order system analysis.
So to dimension the loop ﬁlter parameters it will make use of the open loop bandwidth and phase
margin concepts.
For ease of explanation it is here reported the linear phase model of a PLL .
C2 C1
R1
Figure 4.1: Loop
Filter Zf(s)
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Figure 4.2: Linear model of a PLL
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Figure 4.3: PLL with a third order loop ﬁlter
The open loop transfer function is expressed as
G(s) =
'OUT(s)
'REF(s)
=
ICP
2
Zf(s)
KV CO
s
1
N
: (4.2)
The open loop bandwidth fc = !c=2 is the frequency when jG(j!c)j = 1(or = dB) . The
phase margin is deﬁned as m = \(G(j!c)) +  .
The open loop transfer function at !c from (4.2) yields
jG(j!c)j =
ICPKV COk
2N
1
!2
c
j1 + j!c2j
j1 + j!c3j
=
ICPKV COk
2N
1
!2
c
p
1 + (!cR1C1)2
q
1 + (!cR1
C1C2
C1+C2)2
= 1 (4.3)
This happens when
ICP =
(C1 + C2)N!2
c2
KV COk
q
1 + (!cR1
C1C2
C1+C2)2
p
1 + (!cR1C1)2 (4.4)
The phase of G(j!) from (4.2) is denoted as
	(j!) =   + \(1 + j!2)   \(1 + j!3) =   + tan
 1(!2)   tan
 1(!3) (4.5)
The point of zero derivative of the phase response will be !MAX, this frequency corresponds to
the maximum value of 	(j!) for given values of 2 ans 3. It values
!MAX =
r
1
23
: (4.6)Chapter 4. Loop Filter 25
b=τ2/τ3
ϕmax (dg)
Figure 4.4: Value of the ratio of the time constant b = 2=3 as a function of the G(j!) phase
Using the last two equations it is calculated the value of the maximum phase advance
MAX = 	(j!MAX) +  = tan
 1

2   3
2
p
2   3

= tan
 1

b   1
2
p
b

: (4.7)
Solving the equation for b as a function of MAX yields
b =
1
( tanMAX + 1=cosMAX)2 (4.8)
The numerical values of b as a function of MAX are plotted in ﬁgure 4.4.
Assuming !c = !MAX then m = MAX. From equation 4.6 and knowing that b = s=3
results
2 =
p
b
!c
(4.9)
3 =
1
p
b!c
: (4.10)26 Design of a Phase Locked Loop for a Low Power Transceiver
Replacing the equations (4.9) and (4.10) into (4.3) yields
!c =
ICPKV COk
2N!c
v u u
t 1 +
p
b
2
1 +
p
1=b
2 =
ICPKV CO
2N!c
R1
b   1
b
= K
b   1
b
(4.11)
The value of the loop ﬁlter components can be calculated. The results are
R1 =
2N!c
ICPKV CO
b
b   1
(4.12)
C1 = 2 R1 (4.13)
C2 = 1=R1
23
2   3
(4.14)
The theoretical open loop transfer function bode diagrams are plotted in Figure 4.5 for dif-
ferent values of phase margin m.Chapter 4. Loop Filter 27
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Figure 4.5: Open loop frequency tranfer for different values of bChapter 5
Imperfections in Practical PLL
5.1 Phase Frequency Detector and Charge Pump Nonideali-
ties
Figure 1.6 illustrates the scheme and the working of a phase frequency detector(PFD). As ex-
plained in the former chapter when the input signals are out of phase, the system generates the
pulses QA or QB, whose length is proportional to the phase error.
A
B
Qa
Qb
Figure 5.1: Output Waveforms of a PD with a small input phase difference
The Figure 5.1 shows the PFD outputs when there is a small phase difference between the
two inputs. The system would provide very narrow pulses, but due to rising time, falling time and
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delays the pulse is not able to reach completely the high state, hence the corresponding charge
pump switch could be not ON. If the input phase difference  falls below a certain value 0
then the output voltage of the charge pump is no longer a function of . As depicted in Fig. 2.2
for jj < 0 the charge pump does not injects current. So the PFD charge pump circuit suffers
from a dead zone, its width is  0  0. This phenomena is undesirable because it allows the
VCO to accumulate as much random phase error as 0 respect to the input while receiving no
corrective feedback. So this error is not rectiﬁed and the PLL output signal is attacked from jitter
when jj < 0.
CHARGE
PUMP
CURRENT
+Ip
-Ip
Δθ +θo
-θo
Figure 5.2: Dead Zone
In the ideal case the output charge pump current can be considered as current pulses of
amplitude ICP. As depicted in ﬁgure 5.3 the output pulses duty cycle CP is =2, again
CP = fREF with  the active time of the charge pump output and fREF the frequency of the
reference signal. The Fourier series expression for a periodic train of this pulses kind is:
IOUT(t) = ICPCP + 2ICPCP
1 X
n=1
sin(nCP)
nCP
cos(2nfREFt) (5.1)Chapter 5. Imperfections in Practical PLL 31
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Figure 5.3: Phase to current transfer of the PFDCP combination
If CP has a small value , it is possible to rewrite this equation like
IOUT(t) = ICPCP + 2ICPCP
1 X
n=1
cos(2nfREFt) (5.2)
Ideally in locking condition the phase error  would be zero, so CP would be zero and con-
sequently also the output current would be zero. In practice this does not happen, generating
therefore reference spurious breakthrough , basically because of the presence of :
 leakage currents in loop ﬁlter;
 mismatch in charge pump current sources.
5.1.1 Leakage Current
Leakage currents in the loop ﬁlter modify the voltage storage in the capacitor. The sources of
these leakage currents are, the capacitor itself, the input of VCO and the charge pump output.
In lock situation PLL has to have a tuning voltage constant for several periods of the reference
input. As illustrated in Fig 5.5 this is achieved when the charge output current IOUT equals the
average value Ileak, that is the loop reacts to the leakage current Ileak restoring the charge lost
during a reference period to the loop ﬁlter at the next correction moment. In lock condition32 Design of a Phase Locked Loop for a Low Power Transceiver
Frequency
A
m
p
l
i
t
u
d
e Signal
Spurs
Figure 5.4: Reference Spurious
IOUT = Ileak = CPICP, using this relation the equation can be rewritten as
IOUT(t) = Ileak + 2Ileak
1 X
n=1
cos(2nfREFt) (5.3)
The peak phase deviation p(fm) is linked with the peak frequency deviation f(fm) and the
modulation frequency by the equation
p(fm) =
f(fm)
fm
(5.4)
The peak frequency deviation is the product of the magnitude of the spectral components of the
ripple voltage at the tuning line Vripple(nfref) with the VCO gain. Using equation 5.3, it is drawn
immediately
Vripple(nfref) = 2IleakjZf(j2nfref)j: (5.5)
With the help of the last two equations , it is possible to write the following equation
p(nfref) =
f(nfref)
nfref
=
Vripple(nfref)KV CO
nfref
=
2IleakjZf(j2nfref)jKV CO
nfref
(5.6)Chapter 5. Imperfections in Practical PLL 33
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Figure 5.5: The locking position is such that the average charge pump output current is equal to
the average leakage current
Each of the baseband modulation frequency nfref generates two spurious signals located in
fLO  fref with fLO carrier frequency. The ratio between the amplitude of each spurious signal
ASP and the magnitude of the carrier ALO is:
ASP(fLO  nfref)
ALO
=
p(nfref)
2
=
IleakjZf(j2nfref)jKV CO
nfref
(5.7)
5.1.2 Mismatch in Charge Pump Current Sources
Mismatch originates in the different type of devices used to implement the N type current source
which sinks current from the output node to ground and P type sources which sources current
from the positive supply to the output node. Assuming the absence of the leakage currents in
loop ﬁlter, phase lock occurs with a given phase difference at the input oh the PFD which results
in an average output current from the charge pump of zero. This is depicted in the ﬁgure 5.6
which represents three possible locking situations for three different value of tuning voltage.
With a spectral analysis the amplitude of the spectral components IOUT(nfref) at the funda-
mental and harmonics of the reference frequency fref may be found. Knowing IOUT(nfref) the34 Design of a Phase Locked Loop for a Low Power Transceiver
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Figure 5.6: Locking position is such that the average charge pump current is zero
spectral components magnitude of the ripple voltage due to current sources mismatch are :
Vmismatch(nfref) = IOUT(nfref)jZf(j2nfref)j: (5.8)
Using an equation similar to (5.6), the magnitude of the reference spurious breakthrough with
respect to the carrier is :
ASP(fLO  nfref)
ALO
=
IOUT(nfref)jZf(j2nfref)jKV CO
2nfref
(5.9)
5.1.3 Charge sharing
Another nonideality regarding on the charge pump is the phenomena called charge sharing. This
problem is present between the ﬁlter capacitor and the parasitic capacitances between drain and
source of switch transistors. As illustrated in Fig. 5.8 when S1 and S2 are off, the capacitance X
can discharge itself to ground through M1 and Y charge to VDD through M2. At the next step S1
and S2 turn on, so VX rises VY falls and VX  VY  Vcont neglecting the voltage drop across the
switch transistors. It is supposed a zero phase error, ID1 = jID2j, CX = CY and a Vcont relatively
high. Well after that the switch transistor turns on, the tuning voltage does not keep constant
because VX changes by a large amount than VY. The difference between the two changes has to
be supplied by the ﬁlter capacitor, decreasing in this way the tuning voltage.Chapter 5. Imperfections in Practical PLL 35
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Figure 5.7: Charge Sharing between ﬁlter capacitor and X and Y capacitances
5.2 Noise Propagation in a PLL
Phase noise is the phase random variation of the signal. Phase noise and jitter are closely re-
lated, especially the ﬁrst regards on the frequency domain, while the second regards on the time
domain.
time
Φ
jitter
phase
noise
Frequency Domain
Time Domain
Figure 5.8: Jitter vs. Phase Noise
The phase noise generated by the PLL building blocks can be modeled with the help of
additive noise sources, as shown in Fig. 5.9 . The rms phase noise power density of the divider,
reference, phase detector and VCO are represented by div(f), ref(f), PD(f) and V C0(f),
respectively. The dimension of these phase noise sources is rad=
p
Hz. The charge pump noise36 Design of a Phase Locked Loop for a Low Power Transceiver
is taken into account with noise current iCP(f) with dimension A=
p
Hz and the noise of the loop
ﬁlter components is represented by the noise voltage source vLF(f) with dimension V=
p
Hz.
The rms phase noise power density of the PLL output is O(f) with dimension V=
p
Hz, it is the
sum of all noise sources modiﬁed by the action of the feedback loop on them. The output phase
noise power density will be :

2
O(f) = 
2
olp(f) + 
2
ohp(f): (5.10)
where 2
olp(f) is the phase noise power density generated by noise sources which are low
pass ﬁltered when transfered to the output node, and 2
ohp(f) represents the effect of the which
are high pass ﬁltered.
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Figure 5.9: Noise sources of the PLL
The transfer function of the noise sources div(f), ref(f) and PD(f) to the output node is
the same and also using the equation (4.2), it is equal to
HLP(s) =
G(s)
1 + G(s)
=
KPDZf(s)KV CO=N
s + KPDZf(s)KV CO=N
= (5.11)
The scaled contributors from the charge pump iCP(f)=KPD is also subjected to the transfer
function (5.11). So the low pass phase noise power component 2
olp(f) can be expressed as :

2
olp(f) = jHLP(j2f)j
2(
2
div(f)+
2
ref(f)+
2
P(f)+i
2
CP(f)=K
2
PD) = jHLP(j2f)j
2(
2
eqLP(f))
(5.12)
The basic equation describing the phase noise power spectral density of an oscillator is

2
V CO(f) =
1
2
"
1 +
1
f2

fo
2QL
2#
FKT
Pavs

1 +
fc
f

(5.13)Chapter 5. Imperfections in Practical PLL 37
where QL is the loaded quality factor of the tuning circuit, f the carrier offset frequency, fo the
carrier center frequency, fc the ﬂicker corner frequency, T the temperature, Pavs the power of the
oscillator signal, F the noise factor and K the Boltzman constant.
The noise from the loop ﬁlter vLF(f) is due to the resistance thermal noise. The open loop phase
noise power density 2
LF(f) is related to the vLF(f) by the equation

2
LF(f) = v
2
LF(f)
K2
V CO
f2 (5.14)
The transfer function of the noise sources 2
LF(f) and 2
V CO(f) to the output node is the same
and with the help of the equation (4.2), it is equal to
HHP(s) =
1
1 + G(s)
=
s
s + KPDZf(s)KV CO=N
(5.15)
Where the HP subscript expresses the high pass transfer character of HHP(s). So the high pass
phase noise power component 2
ohp(f) can be expressed as :

2
ohp(f) = jHHP(j2f)j
2(
2
LF(f) + 
2
V CO(f)) = jHHP(j2f)j
2(
2
eqHP(f)) (5.16)
Substitution (5.16) and (5.12) in (5.10) provides the following expression for the total phase
noise power spectral density

2
O(f) = jHLP(j2f)j
2
2
eqLP(f) + jHHP(j2f)j
2
2
eqHP(f): (5.17)Chapter 6
Design of the PLL
As mentioned in the abstract, the aim of this work is designing the Phase Frequency Detector, the
Charge Pump and the Loop Filter of a PLL. All these are implemented using a CMOS technology
with 130 nm minimum feature size and 1.2V supply.
Before analyzing the design of each block, one must know the value of both KV CO and the
frequency reference input fref that is also the operational frequency of the PFD and CP.
The reference frequency is equal to 20MHz which is a standard frequency that can be produced
by a crystal oscillator.
Withtheregardtothevoltagecontrolledoscillatorthreeworkingpointsaredetermined: whenthe
input VCO voltage, is 0.3V, 0.6V and 0.9V the output VCO frequency will be 2.2GHz, 2.4GHz
and 2.6GHz, respectively. Thus on the basis of the equation (1.2) the VCO gain is :
KV CO =
2:4   2:2
0:6   0:3
GHz
V
=
2:6   2:4
0:9   0:6
GHz
V
=
2:6   2:2
0:9   0:3
GHz
V
= 0:667
GHz
V
(6.1)
Since the output PLL frequency fOUT is greater than 2GHz and the reference frequency is
ﬁxed at 20MHz a feedback integer divider is necessary to have a right comparison at PFD input.
In particular when the output frequency is 2.4GHz the output divider frequency must equalize
the reference frequency. Hence the ratio of the feedback divider must be
N =
fOUT
fref
=
2:4GHz
20MHz
= 120: (6.2)
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6.1 Loop Filter Design
As described in the Gardner paper[4] the expression that gives the stability limit of a third order
type II PLL is:
K2 =
4(1 + a)
2(b 1)
b!ref2
h
2(1+a)
!ref2 +
2(1 a)(b 1)
b
i: (6.3)
where K , 2 and b are given in (4.1) and a = exp(  2b
!ref2).
The substitution of (4.8) and of (4.11) in (6.3) gives the maximum values of the open loop
bandwidth !c (4.10) as function of !ref = 2fref,b and a = exp( 2
p
b!c
!ref ).
!c
!ref
=
4(1 + a)
42(1+a)!c p
b!ref +
4(1 a)(b 1)
b
: (6.4)
Usually this relationship is satisﬁed if !c
!ref < 10. However in practice a rule of thumb is
!c
!ref < 15.
So I have ﬁxed fc at a value equals to fc = fref=17. Figure 4.5 shows the relationship between b
and the phase margin. With b = 15 there is a phase margin slightly greater than 60. Since this is
a good value I have used b = 15.
At this point the only unknown factor to calculate the values of the three loop ﬁlter components
is the ICP, i.e. the UP and DOWN charge pump currents. The main purpose of this work is
obtaining a low power consumption by using low current sources. The best trade off between
current consumption and the technology used is ICP = 40A as it will be shown later. With this
current value and the equations (4.11),(4.12),(4.13) the components values are found :
R1 = 222:5K

C1 = 2:338pF
C2 = 0:159pF
If the ICP = 40A is further reduced the transistors in the CP could subthreshold region
work in reducing more ICP,thus risking the right charge pump working. Moreover a further
reduction in the charge pump current would make the resistance value increase but the value of
the resistor is already high. Since the maximum value of a resistor for this technology can be
RMAX = 44:45K
, I have used a series of ﬁve RMAX and no more to implement R1.Chapter 6. Design of the PLL 41
6.2 PFD Design
In order to decide which kind of Phase Frequency Detector to implement in the whole PLL two
main parameters are used: low power consumption and robustness to the rising and falling edges
of PFD inputs. To understand the type of PFD to be used, among those listed in second chapter,
I have made several simulations, using the circuit in Fig. 6.1.
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Figure 6.1: Proof Circuit to simulate PFD and CP working
The ﬁgures 6.3, 6.5 and 6.6 show the schematics of the three PFD checked in this work the
PFD made with DFF in CMOS technology, the PFD made with FDD in TSPC technology and
the PFD made with SR latches and monostable circuits, respectively. Each of these represents
the insider of the block called PFD in ﬁg 6.1. Inside the three PFD above pMOS and nMOS
transistors have the same dimensions: channel length l = 120nm, channel width w = 2m with
a ﬁnger.
The ﬁgures 6.2 and 6.4 show the schematics of the DFFs illustrated in the ﬁgures 6.3 and 6.5.
The ﬁrst one is the same of that in ﬁg. 2.2 whereas the second one copies the schematic shown in
ﬁg. 2.4 with the addition of an inverter so that it has a direct output together with a denied one.
In Fig. 6.6 every SR latch is implemented with two cross coupled NAND gates. The inverter
chain inverts the monostable input and creates a delay path in every monostable placed before
each SR latch. This inverter chain has been implemented with seven inverters, because the use
of one or three inverter gates leads a too brief output pulse width. Especially with one inverter42 Design of a Phase Locked Loop for a Low Power Transceiver
the output does not reaches the low logic level. With ﬁve inverter gates the ability of the whole
phase frequency detector to respond correctly to the rising edges is far comparable with that of
the PFD shows in Fig. 6.3.
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Figure 6.7: Inputs, Outputs, Reset signals of PFD in Fig. 6.3
For PFD made with DFF in CMOS technology and PFD made with SR latches the ﬁgures 6.7
and 6.8 illustrate input,output and reset signals when both circuit inputs have rising and falling
times equal to 10ns. The two generators in ﬁgure 6.1 represent the reference and the feedback
signals. They have a frequency of 20MHz and the reference leads the feedback by 5ns. These
signals are not illustrated for the PFD with DFF in TSPC technology since in this work condition
are substantially identical to the signals in ﬁgure 6.7.
Figure 6.7 is the virtually case already illustrated in Fig 1.6 and 2.1. The two input have the
same frequency but one (the reference, the green waveform) leads the other by 5ns(the feedback,
the fuchsia waveform). The reference goes high, it propagates through the DFF hence the out-
put UP(the blue waveform) goes high and the denied output UPn goes low. After 5ns also the
feedback goes high, it propagates through the DFF hence the output DOWN(the purple wave-
form) goes high and its denied DOWNn goes low. In this moment the two denied outputs are
low, they propagates through the NOR gate causing its output i.e. the Reset(orange waveform)
to go high. The reset propagates through DFFs, whose output goes low, whereas denied output
goes high, therefore the reset comes back low. In Fig. 6.7 ﬁve of the cycles just described are
illustrated. In the ﬁgure 6.8 the same work conditions of ﬁg. 6.7 are set. The two inputs are the
reference (green waveform)and the feedback (fuchsia waveform). When there is a rising edge at
the input the output of the monostable circuits shows a brief pulse high-low-high (red waveform
in the second graph of ﬁg. 6.8 is the output of the monostable driven by the reference, while the
blue one is the output of the monostable driven by the reference). The monostable outputs areChapter 6. Design of the PLL 45
Figure 6.8: Inputs,Outputs,Reset signals of PFD in Fig. 6.6 and output signals of the two
monostable
connected to the set inputs of the two SR latches, when a high-low-high pulse occurs at the set
input the output latch(red waveform for the upper SR latch and blue waveform for the downer
SR latch in the third graph of ﬁg. 6.8) switches to a logic high value which is kept until the reset
comes back to zero. The reset is the output signal of the cascode of the NAND gate and the two
inverters. Only when the NAND gate inputs logic value are both high, the reset is at the low logic
state. Consequently the two SR latches outputs go low, they propagate through the NAND and
the two inverter gates bringing back the reset to the high state.
The robustness of the three PFD to the rising and falling edges is now being tested using
the simulator. The rise and fall time of the two generators in Fig. 6.1 are modiﬁed until the
operation of the circuit is no longer correct. These generators have a frequency of 20MHz and
the reference leads by 5ns the feedback.
The ﬁg. 6.9 depicts the results of the simulations on the PFD made with DFF in TSPC logic. In
the ﬁrst graph there are the input signals of the PFD: the waveforms represent the reference signal
(the green one) and the feedback signal (the fuchsia one), both having a trise = tfall = 100ps.
TheUPsignal(redwaveform)andDOWNsignal(bluewaveform)generatedwhentheinputshave
trise = tfall = 100ps are shown in the second graph of ﬁg. 6.9. The third graph shows again
the PFD input signals,but now both having trise = tfall = 500ps. The waveforms represent the
reference signal (the green one) and the feedback signal (the fuchsia one). The fourth graph of
ﬁg. 6.9 illustrates the PFD outputs the UP(red waveform) and DOWN signal(blue waveform)46 Design of a Phase Locked Loop for a Low Power Transceiver
generated by the signals in the third graph of ﬁg. 6.9.
In ﬁg. 6.10 there are the results of the simulations on the PFD made using SR latches and
monostable. The ﬁrst graph shows the input signals of the PFD: the reference signal (the green
one) and the feedback signal (the fuchsia one), they have a trise = tfall = 2:5ns. The second
graph of ﬁg. 6.10 shows the UP signal(red waveform) and the DOWN signal(blue waveform)
when the signals have trise = tfall = 2:5ns at the inputs. The reference signal(the green one)
and the feedback signal(the fuchsia one) are shown in the third graph, but in this simulation they
have trise = tfall = 3:5ns. In the fourth graph of ﬁg. 6.10 the PFD outputs are illustrated: the
UP(red waveform) and the DOWN (blue waveform) when trise = tfall = 3:5ns at the inputs.
The simulation results on the PFD made with DFF in CMOS logic are shown in the ﬁg. 6.11. In
the ﬁrst graph there are the input signals: the waveforms represent the reference signal (the green
one) and the feedback signal (the fuchsia one), both having a trise = tfall = 5ns. In the second
graph of ﬁg. 6.9 the PFD outputs are represented: the UP(red waveform) and the DOWN (blue
waveform). In the third graph there is the reset signal of the PFD. As expected the UP, DOWN
and the Reset signals are identical to those in the ﬁg. 6.7 but slightly late due to the higher rise
and fall times (5ns vs 10 ps).
Figure 6.9: Inputs and Outputs in PFD made with DFF in TSPC logic for trise and tfall both
equal to 100ps and 500psChapter 6. Design of the PLL 47
Figure 6.10: Inputs and Outputs in PFD made with latchSR for trise and tfall both equal to 2.5ns
and 3.5s
x
As the three ﬁgures above show there is already a wrong behavior of the PFD made with
TSPC DFF for for trise and tfall equal to 500ps. Instead the PFD made with SR latches starts
having wrong outputs with trise = tfall = 3:5ns, while the PFD made with DFF in CMOS
technology has still a right working for trise = tfall = 5ns.
At this point the power consumption has been checked, using the current absorbed by the PFD
from the voltage source. In particular I have made a transient simulation using the schematic in
Figure 6.14. This schematic depicts the whole PLL circuit. In addition to the ﬁg. 6.1 there are
also the VCO and the Divider block located in the feedback path. Therefore to make a simulation
in this circuit the feedback generator is not necessary, since the output signal of the Divider block
is the feedback signal.
Fig. 6.12 shows the three currents waveforms absorbed by three types of PFDs implemented,
whenthereferencesignalhasafrequencyof20MHz andtrise = tfall = 100ps. Withtheaverage
function provided by the calculator tool of Analog Design Environment(ADE),the following
average current absorbed values are found:
 IavlatchSR = 7:317A
 IavDFFTSPC = 6:596A
 IavDFFCMOS = 4:796A48 Design of a Phase Locked Loop for a Low Power Transceiver
Figure 6.11: Inputs and Outputs in PFD made with DFF in CMOS logic for trise and tfall equal
to 5ns
Figure 6.12: Current absorbed by PFDS from Voltage Sources. Red line PFD with latch SR,
Blue line PFD with DFF in TSPC logic, Green line PFD with PFD in CMOS logicChapter 6. Design of the PLL 49
Figure 6.13: Voltage Waveforms in the upper DFF(Fig. 6.2) of Fig. 6.3 , when the PFD inputs
signals are the same of theFig. 6.7
Hence the current absorbed by PFD made with CMOS DFF is the lowest one. This kind of
PFD is also the most robust. For these two reasons this is the PFD used in this work.
The schematic of ﬁgure 6.3 can be seen that the DFF has only one direct output and not denied
one. As it is shown in Fig. 6.13(obtained with a reference and feedback of 20MHz that are out
of phase by 5ns), for brief period times the outputs of the upper SR latch placed in the upper
DFF are contemporary low(the direct latch output is the red waveform in the second graph, while
the denied latch output is the blue one). This happens because the latch SR is in the forbidden
state and in this situation only the direct output contains the right information. Finally the ﬁg. 6.3
illustrates the direct output(red waveform) and the denied output(blue waveform) of the downer
latch SR placed in the upper DFF in CMOS technology.
In the three ﬁgures(Fig. 6.15, 6.16, 6.17) some signals of the PLL(Schematic Fig. 6.14) are
illustrated. The PLL is made with the three different PFDs considered and with the charge pump
block illustrated in ﬁg. 6.18. In the next three ﬁgures the reference is the green waveform and it is
created by a generator at a frequency of 20MHz and trise = tfall = 100ps, the feedback signal is
the fuchsia waveform, the UP signal is the red waveform, the DOWN signal is the blue waveform
and the tuning voltage is the orange waveform. In these simulations the PLL is going to lock its
output. In fact at the beginning of each simulation the reference and the feedback are out of
phase and have different frequencies and the tuning voltages(Vcontrol) oscillates considerably.
Instead when the lock is reached the feedback signal and the reference signal are superimposed,
the UP and DOWN signals are overlapped and the tuning voltage is roughly constant at around50 Design of a Phase Locked Loop for a Low Power Transceiver
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Figure 6.14: Whole PLL schematic
0:6V with a small ripple.In these three cases the tuning voltage waveforms are similar to each
other, although in Fig. 6.15(PFD with DFF in TSPC technology) the locking is the fastest one
because of the TSPC technology is the fastest technology used in this work. At the frequency
fref = 20MHz the performances of the three blocks PFD+CP are close, although the lowest
current consumption and the highest robustness to rising and falling edges occur in the PFD made
with DFF CMOS.Chapter 6. Design of the PLL 51
Figure 6.15: Reference, Output Divider , Up , Down and Vtuning signals of the PLL with a PFD
made with DFF TSPC
Figure 6.16: Reference, Output Divider , Up , Down and Vtuning signals of the PLL with a PFD
made with DFF CMOS52 Design of a Phase Locked Loop for a Low Power Transceiver
Figure 6.17: Reference, Output Divider , Up , Down and Vtuning signals of the PLL with a PFD
with latches SR
6.3 Charge Pump Design
In this chapter some different Charge Pump conﬁgurations are treated. The circuits presented
in Figure 3.1(a), 3.1(b), 3.1(c) were not considered as they have some problems such as charge
sharing or low speed. Moreover performance of the circuits presented in Figure 3.2(a), 3.2(b),
3.2(c) are improved by using some variations [6]. The CP in Fig 3.2(a) has an active ampliﬁer
so that without simulations it is clear that this circuit has a greater current consumption respect
to CP in Fig. 3.2(b) or 3.2(c). With regards to the cascode CP illustrated Fig. 3.3 it can not
be implemented in this work due to the low voltage source(1.2 V). Both the Charge Pumps
working in Fig. 3.2(b) and 3.2(c) inside the proof circuit (Fig. 6.1) and the whole circuit (Fig.
6.14) were tested. The schematics of the current steering CP(Fig. 3.2(b)) and of the CP with only
nMOS(Fig. 3.2(c)) are depicted in ﬁgures 6.19 and 6.18, respectively. In order to understand how
these Charge Pumps work in the proof circuit (ﬁg. 6.1) their voltages and the currents waveforms
are illustrated in the ﬁgures 6.20, 6.21, 6.22 and 6.23 when the reference and feedback signals
of the ﬁg. 6.1 have the same frequency fref = 20MHz, trise = tfall = 100ps and the reference
leads the feedback by 5ns.
In ﬁg. 6.20 depicts the voltages at different nodes of the CP made with only nMOS. In the
ﬁrst graph of this ﬁgure there are the reference signal(green waveform) and the feedback sig-
nal(fuchsia waveform), in the second graph there are the UP and DOWN signals(respectively theChapter 6. Design of the PLL 53
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Figure 6.18: CP made with only nMOS
red and blue waveforms) produced by the PFD and ﬁnally in the third graph there is the tuning
voltage (orange waveform), i.e. the voltage at the output of the charge pump. Figure 6.21 is
obtained in the same way of the previous ﬁgure and contains the same waveforms of ﬁg. 6.20
but using a current steering CP. Figures 6.22 and 6.23 show the currents at different branches of
the CP with only nMOS and current steering CP, respectively. In the ﬁrst graph of each ﬁgure
the UP(red waveform) and DOWN(blue waveform) signals are reported.
With regard to the ﬁgure 6.22 the second graph shows the currents through the MOS NM6 of
ﬁg. 6.18 (blue waveform) and MOS NM0 (red waveform), whereas the third graph illustrates
the currents of the current mirrors that ﬂow through the MOS NM3 again in ﬁg. 6.18(blue wave-
form) and MOS NM4 (red waveform). Finally the fourth graph of ﬁg. 6.22 shows the output CP
current.
With concern to the ﬁgure 6.23 the second graph shows the currents that ﬂow through the transis-
tor whose drains are connected to the CP output, i.e. MOS NM2 of ﬁg. 6.19(blue waveform) and
MOS PM2(red waveform). In the third graph there are the currents of the current mirrors that
ﬂow through the MOS NM3 again in ﬁg. 6.19(blue waveform) and MOS PM3 (red waveform).
Finally the fourth graph of ﬁg. 6.23 shows the output CP current.54 Design of a Phase Locked Loop for a Low Power Transceiver
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Figure 6.19: Current Steering CPChapter 6. Design of the PLL 55
Figure 6.20: Voltage waveforms at different nodes of the CP made with only nMOS(Fig. 6.18)
Figure 6.21: Voltage waveforms at different nodes of the current steering CP(Fig. 6.19)56 Design of a Phase Locked Loop for a Low Power Transceiver
Figure 6.22: Current waveforms at different nodes of the CP made with only nMOS(Fig. 6.18)
Figure 6.23: Current waveforms at different nodes of the current steering CP(Fig. 6.19)Chapter 6. Design of the PLL 57
Figure 6.24: Current absorbed by CPs from Voltage Sources. Orange line refers to CP made
with only nMOS Purple line refers to current steering CP
Comparing the current waveforms in Fig. 6.22 (only nMOS CP) and in Fig. 6.23(current
steering CP) we can see that during the transient, the current peaks reaches in the current steering
CP are greater than in the CP made with nMOS only. Whereas comparing the voltage waveforms
of Fig. 6.20 and Fig. 6.21 the differences are negligible.
The current absorption of these two CPs is checked considering their current absorbed from the
voltage source. To check it, a transient simulation in the whole PLL (Fig. 6.14) has been made
when the reference is a square wave generator of frequency f = 20MHz and trise = tfall =
20MHz. Fig. 6.24 shows the two currents waveforms absorbed by the CPs realized. With
the average function provided by the calculator of ADE, the following average current absorbed
values are found:
 IavcurrentsteeringCP = 90:71A
 IavCPwithonlynMOS = 87:03A
The noise produced by the PFD and CP in lock condition is simulated by using the proof
circuit Fig. 6.1 . The generators in ﬁg. 6.1 must have the same output. From the ﬁgure 6.25
one may observe that the output phase noise of the two different CPs are very similar. Since the
principal aim of this work is obtaining a low power consumption, the type of CP used for the
deﬁnitive PLL circuit is the CP made with only transistors.58 Design of a Phase Locked Loop for a Low Power Transceiver
Figure 6.25: Phase Noise at output CP. Orange line is the PN of the circuit with a CP with only
nMOS , Purple Line is the PN at the output of the current steering CP
In chapter three it has been stated that in current steering CP and in CP made with only nMOS
transistors there are also the complementary signals of UP and DOWN. In this way even if the
output charge pump is ﬂoated the currents can ﬂow using different paths. So the transistors of
the current mirrors are always in saturation, thus achieving a faster CP. The Fig. 6.26 shows
the same waveforms of the Fig. 6.20. However in order to produce the Fig. 6.26 during the
transient simulation the nMOS NM1 and NM5 (Fig 6.18), i.e. the transistors controlled by the
complementary signals, were not in the CP. In Fig. 6.26 when UP signal is high and before
DOWN signal goes high the tuning voltage Vcont reaches the top value 1:2V in all the cycles
except the ﬁrst one. Instead in Fig. 6.20 without MOS this never happens. This indicates that the
circuit with MN1 and MN5 is faster than the same circuit designed without MN1 and MN5.Chapter 6. Design of the PLL 59
Figure 6.26: Voltage waveforms at different nodes of the CP made with only nMOS(Fig. 6.14)
without NM1 and NM5
In the third chapter is shown that realizing a cascode current mirror is not possible. For this
reason basic current mirrors, each one made with only two transistors, are used. Having small
output resistance this type of current mirrors may modify the working of the circuit: since in this
situation transistors work close to the subthreshold region, the current value may be too sensitive
to the output current mirror voltage. To avoid this, the length of the current mirrors transistors
are increased by four times respect to the standard value l = 120nm. In the previous paragraph
the value of the charge pump current ICP = IUP = IDOWN = 40A was found. To use a
small current source of 10A the current mirror must have a multiplication factor equals to 4.
Then to implement a current mirror with this multiplication factor the channel width of NM3 and
NM4 must be four times the channel width of NM2. Therefore NM3 and NM4 have four ﬁngers
of width w = 2m, while NM2 has only one ﬁnger of width w = 2m. Figure 6.27 shows
the current waveforms obtained in the same situation of Fig.6.22 but without using the current
mirror transistors with a length four time greater. In ﬁgure 6.26 we can note that the current
values (wrong) are not the same of those in Fig.6.22: in particular the currents that ﬂow in the
mirrors are about 70A that is almost the double respect to the theoretical value of 40A.60 Design of a Phase Locked Loop for a Low Power Transceiver
Figure 6.27: Current waveforms at different nodes of the CP made with only nMOS(Fig. 6.14)
with current mirrors MOS with a length l = 120nmChapter 6. Design of the PLL 61
6.4 VCO and Divider
In this work the Voltage Controlled Oscillator and the feedback Divider are not implemented
using transistors. But they were necessary to make some simulations in the whole PLL circuit
(schematic Fig. 6.14). With the help of the language VerilogA VCO and Divider behavioral
models were created basing respectively on the equations (1.2) and (6.2). The two code pieces
in VerilogA are the following:
6.4.1 VCO model
1 // VerilogA for Tesi, VCO_verilog, veriloga
2
3 ‘include "constants.vams"
4 ‘include "disciplines.vams"
5
6 module VCO_verilog(control,out);
7
8 input control;
9 output out;
10
11 voltage control,out;
12
13 parameter real offset=0.6,ampl=0.6;
14 parameter real ffr=2.0G,Kvco=0.6667G;
15
16 real Vc,wout;
17
18 analog begin
19
20 Vc=V(control);
21 wout=(ffr+ Kvco*Vc)*6.28;
22
23 V(out) <+ offset + ampl*cos(idt(wout,0.0));
24 $bound_step (1.0 / 1000);$
25
26 end
27
28 endmodule62 Design of a Phase Locked Loop for a Low Power Transceiver
6.4.2 Divider model
1 // VerilogA for Tesi, div, veriloga
2
3 ‘include "constants.vams"
4 ‘include "disciplines.vams"
5
6 module div( Vosc, Vdiv );
7
8 input Vosc; // input divider = output oscillator
9 output Vdiv;// output divider
10 voltage Vosc,Vdiv;
11
12 parameter integer N_RATIO =120; // f(Vdiv)=f(Vosc)/N_ratio
13
14 integer counter; // inner counter
15 integer condition; // "boolean" variable
16
17 analog begin @(cross(V(Vosc)-0.6,1)) begin
18
19 counter = counter+1;
20 if(counter >= N_RATIO)
21 counter =0 ;
22 condition = (counter*2 >= N_RATIO);
23 end
24
25
26 V(Vdiv) <+ transition(condition ? 0 : 1.2 , 0 , 10p); // 0 = V_low , 1.2 = V_high ,
27 // 0= delay time , 10p = fall and rise time
28
29 end
30 endmoduleConclusion
Aim of this work was studying a Phase Locked Loop to be insert in a low power transceiver.
The PLL has been used to stabilize the frequency of an oscillator (it will be in the 2:4GHz ISM
band) when there is a low frequency signal at the input. The present work wanted to analyze
the operations of both the PLL and its different blocks, by focusing mainly on Phase Frequency
Detector , Charge Pump and Loop Filter. The whole circuit, i.e. the PLL, and its blocks have
been studied and simulated in Analog Design Environment(ADE) from Cadence Framework II.
The Loop Filter components were designed to guarantee a large stability. In order to design
Charge Pump and Phase Frequency Detector, I have ﬁrst looked at different CP and PFD topolo-
gies . For each of these I have made several simulations to detect and understand which one
was the best. Simulations have been done by using parameters as the low power consumption
and with regards to the PFD also the robustness to the input signal rising and falling edges. As
a result I found that the best topology to implement a PFD is Phase Frequency Detector made
with DFF in CMOS static technology, whereas the best topology CP is the one made with nMOS
only.
Note that in this work The VCO and the integer feedback divider have been not implemented by
using CMOS technology with 130nm feature size. Instead behavioral models have been created
using VerilogA, to be able to do transient simulations in the whole PLL circuit.
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